Paper Title (use style: paper title)

The lattice sizes in the simulations varied from 4x4x4 to 16x16x16, and each simulation ran for 1000 time steps. The CPU chipsets used in the comparison are listed in Table X, while the simulation parameters are listed in Table Y. ................
................