Register Transfer Level (RTL) Design
Register Transfer
Level (RTL)
Design
RTL,
High-Level State Machines,
Design Process,
Design Considerations,
Multiple Processors
High Level Sequential Behavior
Finite state machines can be used to
capture simple sequential behavior using
bit inputs
High level state machines can be used to
capture more complex logic involving
multi-bit variables.
Levels of Digital Design
Digital design is generally
broken into different levels of
abstraction.
Transistor Level
Gate Level
Design style we have studied so far
Build circuits out of gates
Register-Transfer Level
Designing digital circuit with
transistors directly
Difficult and cumbersome
Building circuits using registers,
datapath components and
controllers
Circuits are designed to control the
transfer of data between registers
through datapath components.
Transaction Level Modeling
Abstracts communication
mechanisms
We won¡¯t discuss further
)
Increasing
Levels of
Abstraction
Transaction
Level
Register-Transfer
Level
Gate (Logic) Level
Transistor Level
Processors
¡®Processor¡¯ is a generic term for a circuit designed
using RTL principles
Programmable
A generic processor designed that can run programs
)
I.E. Intel Processors
Custom
Processor
Processor
Specialized design that implements specific functionality
I.E. A circuit to process digital TV signals.
Processors can be designed using high level state
machines
High Level State Machines
High Level State Machines (HLSM) extend FSMs with
features that make it possible to capture more complex
behaviors.
Multi-bit data inputs and outputs
)
Local storage
Assumed unsigned unless specified as signed
Registers loaded on rising clock edges (i.e. when leaving a state)
Arithmetic operations
Add, Multiply, Compare, Bit Shift, etc.
................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- going from c to mips assembly basic operations loops
- c programming for embedded system applications
- chapter 9 arrays very short short answer questions
- 8085 microprocessor programs
- register transfer level rtl design
- c quick reference
- configuring a raid set b450 series
- arrays in c c city university of new york
- a c dynamic array new mexico state university
Related searches
- o balance transfer with no transfer fee
- reading level grade level equivalent
- what grade level is reading level n
- balance transfer offers with no transfer fee
- verilog rtl examples
- balance transfer credit cards 0 transfer fee
- systemverilog for rtl design
- 0 balance transfer no transfer fee
- level t reading level grade
- lexile level grade level equivalent
- rtl klub hirado
- pearson edexcel level 1 level 2 gcse 9 1 mathematics