CSCE 515: Computer Network Programming
CSCE 211: Digital Logic Design Fall 2012
Homework 4 (Section 001 – Regular Section) 10/23/12
This homework consists of 7 questions. Please find the corresponding questions from Section 5.10 in your textbook.
Follow this link to find Decoder and MUX instructions:
Follow this link to find 3-to-8 Decoder, 74LS138:
Follow this link to find 8-to-1 MUX, 74LS151:
1. (0.2 points) Problem 1.a.i and 1.b from Section 5.10. Assume that there is a small delay ∆ at each gate (from the input to the output).
2. (0.3 points) Problem 7 from Section 5.10. Simply find the minterm numbers for X and Y from the diagram.
3. (0.5 points) Use an 8-to-1 MUX (74LS151 above) to implement f(W, X, Y, Z) = ∑m(1, 2, 6, 7, 8, 11, 14). Pair rows (0-1, 2-3, ...) so that MUX inputs are 0, 1, Z, or Z'. Show chip enabled, connect variables to address lines, and label function output.
4. (0.5 points) Use a 3-to-8 DECODER (74LS138 above) and an external gate AND or NAND with the fewest inputs to implement f(x, y, z) = ∑m(0, 2, 3, 5, 7). (Hint: AND the Maxterms, NAND the minterms.) Show chip enabled, connect variables to address lines, and label the function output.
5. (0.5 points) Problem 9 from Section 5.10. Build a 3-to-8 decoder by "stacking" two 2-to-4 decoders with an active low enables. See page 312. Use the most significant function variable "a" and an external inverter to enable the correct decoder. Variables "b" and "c" are connected to decoder lines "A (MS)" and "B". Label the decoder outputs m0 to m3 (top) and m4 to m7 (bottom).
6. (0.5 points) Problem 12 from Section 5.10 using a 4-to-1 MUX and row pairing. Assume z' is available.
7. (0.5 points) For the following set of functions, design a system (i) using a ROM; and (ii) using a PAL.
F(A, B, C, D) = A'CD + BC'
G(A, B, C, D) = A'BC' + ABD' + B'C'D
This homework accounts for 3 points toward your final grade. You need to submit a hardcopy of your neatly typed or handwritten answers for the problems. In order to get the points, you need to show the steps that lead to your answer. This homework is due on Oct. 30 in class.
CSCE 211: Digital Logic Design Fall 2012
Homework 4 (Section 510 – Honors Section) 10/23/12
This homework consists of 7 questions. Please find the corresponding questions from Section 5.10 in your textbook.
Follow this link to find Decoder and MUX instructions:
Follow this link to find 3-to-8 Decoder, 74LS138:
Follow this link to find 8-to-1 MUX, 74LS151:
1. (0.2 points) Problem 1.a.i and 1.b from Section 5.10. Assume that there is a small delay ∆ at each gate (from the input to the output).
2. (0.2 points) Problem 7 from Section 5.10. Simply find the minterm numbers for X and Y from the diagram.
3. (0.4 points) Use an 8-to-1 MUX (74LS151 above) to implement f(W, X, Y, Z) = ∑m(1, 2, 6, 7, 8, 11, 14). Pair rows (0-1, 2-3, ...) so that MUX inputs are 0, 1, Z, or Z'. Show chip enabled, connect variables to address lines, and label function output.
4. (0.4 points) Use a 3-to-8 DECODER (74LS138 above) and an external gate AND or NAND with the fewest inputs to implement f(x, y, z) = ∑m(0, 2, 3, 5, 7). (Hint: AND the Maxterms, NAND the minterms.) Show chip enabled, connect variables to address lines, and label the function output.
5. (0.4 points) Problem 9 from Section 5.10. Build a 3-to-8 decoder by "stacking" two 2-to-4 decoders with an active low enables. See page 312. Use the most significant function variable "a" and an external inverter to enable the correct decoder. Variables "b" and "c" are connected to decoder lines "A (MS)" and "B". Label the decoder outputs m0 to m3 (top) and m4 to m7 (bottom).
6. (0.4 points) Problem 12 from Section 5.10 using a 4-to-1 MUX and row pairing. Assume z' is available.
7. (0.4 points) For the following set of functions, design a system (i) using a ROM; and (ii) using a PAL.
F(A, B, C, D) = A'CD + BC'
G(A, B, C, D) = A'BC' + ABD' + B'C'D
8. (0.6 points) Design a circuit to multiply two 2-bit numbers: a, b and c, d, and produce a 4-bit product: w, x, y, z. Your solution needs to include the following four steps: (i) show the truth table; (ii) show each of w, x, y, z as a sum of minterms; (iii) simplify each of w, x, y, z into a minimum SOP using the K-map method; and (iv) implement the minimum SOP of w, x, y, z using a PAL.
This homework accounts for 3 points toward your final grade. You need to submit a hardcopy of your neatly typed or handwritten answers for the problems. In order to get the points, you need to show the steps that lead to your answer. This homework is due on Oct. 30 in class.
................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- cps 603 sample exam 1 chapters 1 7
- introduction to auditing notes
- lab 2 introduction to flowcharts and algorithms
- contractor safety program
- cse ee 470 570 microprocessor based systems design fall
- evidence based practices in online learning a meta
- csce 515 computer network programming
- c programming assignment 5 spell checker
- answers to chapters 1 2 3 4 5 6 7 8 9 end of chapter
Related searches
- computer network architect
- computer network architect requirements
- computer network architect jobs
- computer network architect college
- how to find my computer network credentials
- computer network architecture
- computer network architect training
- computer network architect working conditions
- computer network architect facts
- computer network architect education
- computer network architect schooling
- computer network tutorial