ANNA UNIVERSITY :: CHENNAI 600 025

UNIT III SPECIFICATION USING VERILOG HDL 9. Basic Concepts: VLSI Design flow, identifiers, gate primitives, value set, ports, gate delays, structural gate level and switch level modeling, Design hierarchies, Behavioral and RTL modeling: Operators, timing controls, Procedural assignments conditional statements, Data flow modeling and RTL. ................
................

In order to avoid copyright disputes, this page is only a partial summary.