Cadence Digital Design Synthesis Flow

Floorplan the design – Defines the chip area, and sets up the IO pad ring. Place – Places the standard cells, and places any defined custom blocks. Power Routing – Routes the power ring and stripes. Connects power to the standard cells. Clock tree synthesis – Synthesizes the clock tree into the design. ................
................