JESD204 v7.2 LogiCORE IP Product Guide (PG066)

° Initial Lane Alignment (ILA) sequence generation • TX Counters – control, state machine and SYNC/SYSREF interface • JESD204_PHY containing the transceivers •RPAT generator •JSPAT generator • AXI4-Lite Management interface and control/status registers Receiver Figure1-2 shows an overview block diagram for the receiver of the ... ................
................

In order to avoid copyright disputes, this page is only a partial summary.