1 - UT Arlington – UTA

Extraction of interconnect width at the layout level for variable width interconnect circuits, using metal line parasitic either from Cadence tools. Formulating a capacitance extraction technique for VLSI circuits which have the overlap, fringing and other intrinsic capacitance values, which might be used for the interconnect width estimations. ................
................