Next Generation Memory Interfaces - Deserializer

Next Generation Memory Interfaces - Deserializer

Miron Veryanskiy

Kyle Dillon

Kalika Saxena

Sinan Liu

Chenyang Xu

Elad Alon

Vladimir Stojanovic

Electrical Engineering and Computer Sciences

University of California at Berkeley

Technical Report No. UCB/EECS-2015-111



May 14, 2015

Copyright ? 2015, by the author(s).

All rights reserved.

Permission to make digital or hard copies of all or part of this work for

personal or classroom use is granted without fee provided that copies are

not made or distributed for profit or commercial advantage and that

copies bear this notice and the full citation on the first page. To copy

otherwise, to republish, to post on servers or to redistribute to lists,

requires prior specific permission.

Acknowledgement

Thank you dearly Elad Alon and Vladimir Stojanovic. It has been nothing

short of an absolutely incredible journey working on this capstone under

both of your supervision.

I want to thank my team, Kyle Dillon, Sinan Liu, Kalika Saxena, Chenyang

Xu for being right there in the ranks along my side.

I want to thank all of my friends and family who believed in my abilities,

and encouraged me to pursue my ambitions. You saw in more in me than

I can comfortably accept credit for.

Finally, I would like to thank UC Berkeley and its extraordinary

community. The experiences and lessons that I learned during my time at

Cal will forever be with me. I will carry these lessons with me far beyond

the boundaries of your gates.

University of California, Berkeley College of Engineering

MASTER OF ENGINEERING - SPRING 2015

Electrical Engineering & Computer Science

Integrated Circuits & Physical Electronics

NEXT GENERATION MEMORY INTERFACES - DESERIALIZER

MIRON VERYANSKIY

This Masters Project Paper fulfills the Master of Engineering degree

requirement.

Approved by:

1. Capstone Project Advisor:

Signature: __________________________ Date ____________

Print Name/Department: ELAD ALON / EECS

2. Faculty Committee Member #2:

Signature: __________________________ Date ____________

Print Name/Department: VLADIMIR STOJANOVIC / EECS

Capstone Final Report

Project: Next Generation Memory Interfaces

Advisors: Elad Alon, Vladimir Stojanovic

Team Members: Kyle Dillon, Sinan Liu, Kalika Saxena, Miron Veryanskiy, Chenyang Xu

Report Author: Miron Veryanskiy

Abstract

This Capstone project aims to develop a novel memory controller to deliver a highbandwidth interface for the DDR4 memory standard. DDR4 is the current cutting edge memory

standard developed by JEDEC. The high-bandwidth interface is used as a communication link

between a memory controller operating at 400MHz and a DDR4 SDRAM. Our team developed a

physical interface that can transmit 3.2Gbps of data using only one transmission line. The design

consisted of five major sub-modules: 8 to 1 Serializer, Transmitter, Receiver, 2 to 8 Deserializer,

and Clock-Generating circuits. This paper discusses the design process, as well as the final

results, of the completed 3.2Gbps 2 to 8 Deserializer module. The Deserializer discussed in this

paper takes two data-line inputs operating at 1.6Gbps each, and deserializes them onto eight

data-lines operating at 400Mbps each.

 ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download