INTRODUCTION - Computer Action Team

The simulation of the entire ROM table was not possible in Xilinx. The reason could be that the block was too big for this version of Xilinx to simulate, hence the solution was to breakdown the LUT into two parts and then OR the results together. The simulation result is presented in Figure 32. The output of the Python script is shown in Figure 30. ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download