ECE 601 - Digital System Design & Synthesis

The other option is to create a Verilog file from scratch for the 3-bit wide 2-to-1 multiplexer in your project. Take a look at section 3.2 on how to declare the ports on your module. This means to include the module statement and inputs/output definitions. ................
................