Introduction to SystemVerilog
嚜燙pring 2018 :: CSE 502
Introduction to
SystemVerilog
Nima Honarmand
(Slides adapted from Prof. Milder*s ESE-507 course)
Spring 2018 :: CSE 502
First Things First
? SystemVerilog is a superset of Verilog
每 The SystemVeriog subset we use is 99% Verilog + a few
new constructs
每 Familiarity with Verilog (or even VHDL) helps but is not
necessary
? SystemVerilog resources and tutorials on the course
※Assignments§ web page
Spring 2018 :: CSE 502
Hardware Description Languages (HDL)
? HDLs are used for a variety of purposes in hardware design
每
每
每
每
每
Functional simulation
Timing simulation
Hardware synthesis
Testbench development
#
? Many different features to accommodate all of these
每 We focus on functional simulation
? With HDLs, you describe hardware in one of two styles (usually)
每 Structural model (network of gates and transistors)
每 Behavioral model (high-level statements such as assignments, if, while, #)
? We use behavioral modeling for the course project
每 Much simpler than designing with gates
Spring 2018 :: CSE 502
HDLs vs. Programming Languages (1)
? Have syntactically similar constructs:
每 Data types, variables, operators, assignments, if statements,
loops, #
? But very different mentality and semantic model
? Statements are evaluated in parallel (unless specified
otherwise)
每 Statements model hardware
每 Hardware is inherently parallel
Reset your mind! You are a HW developer now.
Stop thinking like a SW programmer!
Spring 2018 :: CSE 502
HDLs vs. Programming Languages (2)
? Software programs are organized as a set of
subroutines
每 Subroutines call each other, passing arguments and
return values
每 When in callee, caller*s execution is paused
? Hardware descriptions are organized as a hierarchy
of hardware modules
每 A hierarchy of module instances connected to each
other using wires
每 Modules are active at the same time
................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- systemverilog interface classes more useful than you thought
- lecture 3 continuation of systemverilog ucsd
- lecture overview introduction to systemverilog assertions sva
- using sva for scoreboarding and testbench design systemverilog
- systemverilog 3 1a language reference manual
- lecture 8 more systemverilog features ucsd
- systemverilog configurations and tool flow using scons an lcdm eng
- system verilog part 3 college of engineering
- verilog 2 design examples
- systemverilog assertions for formal verification
Related searches
- introduction to financial management pdf
- introduction to finance
- introduction to philosophy textbook
- introduction to philosophy pdf download
- introduction to philosophy ebook
- introduction to marketing student notes
- introduction to marketing notes
- introduction to information systems pdf
- introduction to business finance pdf
- introduction to finance 15th edition
- introduction to finance books
- introduction to finance online course