SystemVerilog for RTL design - Cleveland State University

a language extension covering the verification functionalities, known as SystemVerilog, was added and the extension became IEEE Standard 1800‐2005. In 2009, Verilog and SystemVerilog were merged into a single standard. For whatever reason, the merged language is called SystemVerilog. ................
................