Starting the Project Manager

Note that this is just one of several non-synthesizable constructs in Verilog HDL. See one of the references for either Verilog or VHDL. In addition, passing the FPGA Express syntax checker does NOT always mean that the HDL code can be synthesized correctly since problems can arise later in the synthesis process. ................
................