QUESTION & ANSWER
QUESTION & ANSWER
(This file will be regularly updated until one day before the Final Examination – please take note) ---Current Update 06/11/07
1. Registers x and y are declared as reg [2:0] x,y;. x and y have initial values of 1 and 2 respectively. Find the value of x and y after each of the following Verilog codes have been executed.
(a) y = x && y;
x = y & x;
Ans: x = 1, y = 1
(b) x ................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- lab 7 硬體描述語言verilog
- eecs 150 components and techniques for digital systems
- 371 471 verilog tutorial
- question answer
- verilog primer
- ee371 verilog tutorial university of washington
- verilog hdl washington university in st louis
- non ideal behavior—setup and hold time
- systemverilog for verification a guide to learning the