Design of a Synchronous .edu

The final Verilog code for your encryptor, decryptor, key scheduler, and testbench. This code should be commented well. Post-synthesis simulation results for the modules from part 5. Include comments and annotated waveform for ease of interpretation of results. Also indicate whether or not results are correct and any known bugs. ................
................