Starting the Project Manager - CAE Users

This is the difference between syntax checking for HDL synthesis and HDL simulation. Please take a look at on-line guide for HDL (Verilog) and VHDL coding for synthesis (see References section). The Language Assistant in App. A also provides templates in both Verilog and VHDL. ................
................