The 10 Minute VHDL Entry Tutorial



The 10 Minute VHDL Entry Tutorial

As an alternative to schematic capture, a hardware description language such as VHDL, Verilog, or AHDL can be used. In large designs, these languages greatly increase productivity and reduce design cycle time. Logic minimization and synthesis to a netlist are automatically performed by the compiler and synthesis tools. (A netlist is a textual representation of a schematic.) As an example, to perform addition, the VHDL statement:

A  ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download