VHDL Syntax Review

Up to now, designs have been relatively simple enough to allow for the use of one VHDL file. But what if your design is complex and has multiple logic units. Component instancing allows you to use the same logic several times. For the previous case, a multiple bit adder might be preferred. To create this first examine the figure below. ................
................