Crystal Oscillator (XO) 100 kHz to 250 MHz - Farnell

Si510/511

CRYSTAL OSCILLATOR (XO) 100 kHZ TO 250 MHZ

Features

Supports any frequency from

3.3, 2.5, or 1.8 V operation

100 kHz to 250 MHz

Differential (LVPECL, LVDS,

Low jitter operation

HCSL) or CMOS output options

2 to 4 week lead times

Optional integrated 1:2 CMOS

Total stability includes 10-year

fanout buffer

aging

Runt suppression on OE and

Comprehensive production test

power on

coverage includes crystal ESR and Industry standard 5 x 7 and

DLD

3.2 x 5 mm packages

On-chip LDO regulator for power Pb-free, RoHS compliant

supply noise filtering

?40 to 85 oC operation

Applications

SONET/SDH/OTN Gigabit Ethernet Fibre Channel/SAS/SATA PCI Express

Description

3G-SDI/HD-SDI/SDI Telecom Switches/routers FPGA/ASIC clock generation

The Si510/511 XO utilizes Silicon Laboratories' advanced DSPLL technology to provide any frequency from 100 kHz to 250 MHz. Unlike a traditional XO where a different crystal is required for each output frequency, the Si510/511 uses one fixed crystal and Silicon Labs' proprietary DSPLL synthesizer to generate any frequency across this range. This IC-based approach allows the crystal resonator to provide enhanced reliability, improved mechanical robustness, and excellent stability. In addition, this solution provides superior supply noise rejection, simplifying low jitter clock generation in noisy environments. Crystal ESR and DLD are individually production-tested to guarantee performance and enhance reliability. The Si510/511 is factoryconfigurable for a wide variety of user specifications, including frequency, supply voltage, output format, output enable polarity, and stability. Specific configurations are factory-programmed at time of shipment, eliminating long lead times and non-recurring engineering charges associated with custom frequency oscillators.

Functional Block Diagram

VDD

OE

Low Noise Regulator

Fixed Frequency Oscillator

Any-Frequency 0.1 to 250 MHz DSPLL? Synthesis

CLK+ CLK?

GND

Si5602

Ordering Information: See page 14.

Pin Assignments: See page 12.

OE 1

4 VDD

GND 2

3 CLK

Si510 (CMOS)

NC 1 OE 2 GND 3

6 VDD 5 CLK? 4 CLK+

Si510(LVDS/LVPECL/HCSL/ Dual CMOS)

OOEE 11

66 VVDDDD

NNCC 22

55 CCLLKK??

GGNNDD 33

44 CCLLKK++

Si511(LVDS/LVPECL/HCSL/ Dual CMOS)

Rev. 1.1 1/13

Copyright ? 2013 by Silicon Laboratories

Si510/511

Si510/511

2

Rev. 1.1

TABLE OF CONTENTS

Si510/511

Section

Page

1. Electrical Specifications . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .4 2. Pin Descriptions . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 12

2.1. Dual CMOS Buffer . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 13 3. Ordering Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 14 4. Si510/511 Mark Specification . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 15 5. Package Outline Diagram: 5 x 7 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 16 6. PCB Land Pattern: 5 x 7 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .17 7. Package Outline Diagram: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 18 8. PCB Land Pattern: 5 x 7 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .19 9. Package Outline Diagram: 3.2 x 5 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 20 10. PCB Land Pattern: 3.2 x 5 mm, 4-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 21 11. Package Outline Diagram: 3.2 x 5 mm, 6-Pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 22 12. PCB Land Pattern: 3.2 x 5.0 mm, 6-pin . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 23 Document Change List . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .24 Contact Information . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .26

Rev. 1.1

3

Si510/511

1. Electrical Specifications

Table 1. Operating Specifications

VDD = 1.8 V ?5%, 2.5 or 3.3 V ?10%, TA = ?40 to +85 oC

Parameter Supply Voltage

Supply Current

Symbol

Test Condition

Min

Typ

Max

Unit

VDD

3.3 V option

2.97

3.3

3.63

V

2.5 V option

2.25

2.5

2.75

V

1.8 V option

1.71

1.8

1.89

V

IDD

CMOS, 100 MHz,

--

21

26

mA

single-ended

OE "1" Setting

VIH

OE "0" Setting

VIL

OE Internal Pull-Up/PullDown Resistor*

RI

LVDS

--

19

23

mA

(output enabled)

LVPECL

--

39

43

mA

(output enabled)

HCSL

--

41

44

mA

(output enabled)

Tristate

--

--

18

mA

(output disabled)

See Note See Note

0.80 x VDD

--

--

V

--

--

0.20 x VDD

V

--

45

--

k

Operating Temperature

TA

?40

--

85

oC

*Note: Active high and active low polarity OE options available. Active high option includes an internal pull-up. Active low option includes an internal pull-down. See ordering information on page 14.

4

Rev. 1.1

Si510/511

Table 2. Output Clock Frequency Characteristics

VDD = 1.8 V ?5%, 2.5 or 3.3 V ?10%, TA = ?40 to +85 oC

Parameter Nominal Frequency

Total Stability*

Symbol FO FO

Test Condition CMOS, Dual CMOS LVDS/LVPECL/HCSL Frequency Stability Grade C

Min

Typ

Max

Unit

0.1

--

212.5 MHz

0.1

--

250

MHz

?30

--

+30

ppm

Frequency Stability Grade B

?50

--

+50

ppm

Temperature Stability

Frequency Stability Grade A

?100

--

+100

ppm

Frequency Stability Grade C

?20

--

+20

ppm

Frequency Stability Grade B

?25

--

+25

ppm

Startup Time Disable Time Enable Time

Frequency Stability Grade A

?50

--

+50

ppm

TSU

Minimum VDD until output

--

--

10

ms

frequency (FO) within specification

TD

FO 10 MHz

--

--

5

?s

FO < 10 MHz

--

--

40

?s

TE

FO 10 MHz

--

--

20

?s

FO < 10 MHz

--

--

60

?s

*Note: Total stability includes initial accuracy, operating temperature, supply voltage change, load change, shock and vibration (not under operation), and 10 years aging at 40 oC.

Rev. 1.1

5

 ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download