ATA Extensions Document

Refer to 4.2.2.3 for PCB layout requirements related to VSSO. 3 The sender shall not generate voltage peaks higher then these absolute limits on any data line DD(15:0) with all data lines switching simultaneously and a single recipient at end of cable. The test load shall be an 18" long 40-conductor cable in mode 2, as well as, an 18" long 80 ... ................
................