INTRODUCTION

Comprehensive protection of combinational and sequential circuits in logic components could necessitate using spatial redundancy. While, similarly, the area and energy overheads will be somewhat lower in more complex cores, those for our example core could be as high as 69% and 82% (logic protection in Scenario 10, compared to no protection). ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download