Logic Synthesis - University of Virginia

7 D. Markovic / Slide 13 Go Low-Power using Clock Gating 30~50% Power Savings @ Block Level D Two steps for gated-clock syn.: (1)Delete Else state- ments in seq. logic; (2)DC commands (shown later) ................
................