Activity 2.2.3 NOR Logic Design
Activity 2.2.3 Universal Gates: NOR Only Logic DesignIntroductionIn this activity you will revisit the voting booth monitoring system introduced in Activity 2.2.2 NAND Logic Design. Specifically, you will be implementing the NOR only combinational logic circuits for the two outputs Booth and Alarm. In terms of efficiency and gate/IC utilization, these NOR only designs will be compared with the previously designed AOI and NAND implementations.Equipment Circuit Design Software (CDS)Breadboard (DMS or DLB)#22 Gauge solid wireIntegrated Circuits (74LS02)ProcedureThe truth table and K-Maps for the voting booth monitoring system can be seen in Activity 2.2.3 NAND Logic Design. For your reference, the simplified logic expressions for the outputs Booth and Alarm are shown below: In the space provided, re-draw the AOI circuits that you designed in Activity 2.2.2 NAND Logic Design. Booth – AOIAlarm – AOIRe-implement these circuits assuming that only 2-input NOR gates (74LS02)are available. Draw these circuits in the space provided.Booth – NORAlarm – NORUsing the CDS, enter and test the two logic circuits that you designed. Use switches for the inputs A, B, C, and D and a probe or LED circuit for the outputs Booth and Alarm. Verify that the circuits are working as expected. Print a copy of the circuit and attach it below. Note: Even though the two circuits work independently, they are part of one design and should be simulated, tested, and prototyped together.Booth & Alarm – CDSUsing the DLB, build and test the NOR logic circuits that you designed and simulated. Verify that the circuits are working as expected and that the results match the results of the simulation. BOOTHALARMConclusionFor your NOR implementations, how many ICs (i.e., 74LS02 chips) were required to implement your circuits? Again, we are counting ICs, not gates.7 ICsIn terms of hardware efficiency, how does the NOR implementation compare to the AOI implementation (refer to Activity 2.2.3 NAND Logic Design)?It only uses nor gates making it really efficient and better when buying chips and soldering the circuits together.In terms of hardware efficiency, how does the NOR implementation compare to the NAND implementation in Activity 2.2.3 NAND Logic Design?The NAND and NOR implementation is almost the same and the efficiency only changed because of the number of OR and AND gates. Because there is a different way of making the OR and AND gates using the NOR and NAND gates.NOR gates are available with three inputs (74LS27). Could this chip have been used for this design? If so, how would it have affected the efficiency of the design?Yes, but only for the ALARM circuit. The efficiency of the design may have inproved from the 3 input NOR gate. ................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- 2 logic design for 4 bit comparator
- activity 2 2 2 nand logic design
- experiment sa
- truth table
- activity 2 2 3 nor logic design
- problems 1 4 simplify each boolean expression to one of
- solutions to homework 9 problems 23 29
- adiabatic technique for power efficient logic circuit design
- chapter 4 exercises
- digital logic
Related searches
- 2 3 year old worksheets
- activity 9 2 cellular respiration answers
- x 3 xy 2 y 3 1
- activity 9 2 modeling cellular respiration
- guided reading activity 2 2 economics
- reteaching activity 30 2 social studies
- macroeconomics activity 2 4 answers
- discover 1 2 3 4 checking 1 2 3 4 account
- discover 1 2 3 4 checking 1 2 3 4 account 1 2
- 2 3 2 pltw digital electronics answer key
- 2 3 1 2 subtract
- activity 2 1 6 step by step truss system