Designing with Quartus

Gain understanding of the steps to perform a RTL (functional) simulation with LPM functions and Altera MegaFunctions. Simulate Altera Memory Blocks. Practice mapping to a reference library. Practice ModelSim simulation using a test bench. Note: This lab exercise contains design files in both Verilog and VHDL. These instructions are for both. ................
................