Cadence Digital Design Synthesis Flow

RTL compiler is the Cadence tool for synthesizing the top-level HDL code down to a gate-level verilog netlist. This section shows how we have setup the script for running RTL compiler, and how you can use and modify it for your own project. The main script to run the Cadence RTL … ................
................