TPA3110D2 15-W Fil ter-Free Stereo Class-D Audio Power ...

[Pages:36]Product Folder

Order Now

Technical Documents

Tools & Software

Support & Community

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017

TPA3110D2 15-W Fil ter-Free Stereo Class-D Audio Power Amplifier With SpeakerguardTM

1 Features

?1 15-W/ch into an 8- Loads at 10% THD+N From a 16-V Supply

? 10-W/ch into 8- Loads at 10% THD+N From a 13-V Supply

? 30-W into a 4- Mono Load at 10% THD+N From a 16-V Supply

? 90% Efficient Class-D Operation Eliminates Need for Heat Sinks

? Wide Supply Voltage Range Allows Operation From 8 V to 26 V

? Filter-Free Operation ? SpeakerGuardTM Speaker Protection Includes

Adjustable Power Limiter Plus DC Protection ? Flow Through Pin Out Facilitates Easy Board

Layout ? Robust Pin-to-Pin Short Circuit Protection and

Thermal Protection With Auto Recovery Option ? Excellent THD+N / Pop-Free Performance ? Four Selectable, Fixed Gain Settings ? Differential Inputs

2 Applications

? Televisions ? Consumer Audio Equipment

3 Description

The TPA3110D2 is a 15-W (per channel) efficient, Class-D audio power amplifier for driving bridged-tied stereo speakers. Advanced EMI Suppression Technology enables the use of inexpensive ferrite bead filters at the outputs while meeting EMC requirements. SpeakerGuardTM speaker protection circuitry includes an adjustable power limiter and a DC detection circuit. The adjustable power limiter allows the user to set a "virtual" voltage rail lower than the chip supply to limit the amount of current through the speaker. The DC detect circuit measures the frequency and amplitude of the PWM signal and shuts off the output stage if the input capacitors are damaged or shorts exist on the inputs.

The TPA3110D2 can drive stereo speakers as low as 4 . The high efficiency of the TPA3110D2, 90%, eliminates the need for an external heat sink when playing music.

The outputs are also fully protected against shorts to GND, VCC, and output-to-output. The short-circuit protection and thermal protection includes an autorecovery feature.

Device Information(1)

PART NUMBER

PACKAGE

BODY SIZE (NOM)

TPA3110D2

HTSSOP (28)

9.70 mm ? 4.40 mm

(1) For all available packages, see the orderable addendum at the end of the data sheet.

TPA3110D2 Simplified Application Schematic

1mF

OUTL+

LINP TPA3110D2

Audio Source

OUTL-

OUTR+ OUTR-

LINN

RINP RINN

OUTPL OUTNL

FERRITE BEAD FILTER

15W 8W

GAIN0 GAIN1

PLIMIT PBTL

OUTPR OUTNR

FERRITE BEAD FILTER

15W 8W

Fault SD

PVCC

8 to 26V

1

An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications, intellectual property matters and other important disclaimers. PRODUCTION DATA.

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017



Table of Contents

1 Features .................................................................. 1 2 Applications ........................................................... 1 3 Description ............................................................. 1 4 Revision History..................................................... 2 5 Device Comparison Table..................................... 4 6 Pin Configuration and F unctions ........................ 4 7 Specifications......................................................... 5

7.1 Absolute Maximum Ratings ...................................... 5 7.2 ESD Ratings.............................................................. 6 7.3 Recommended Operating Conditions...................... 6 7.4 Thermal Information .................................................. 6 7.5 DC Characteristics: 24 V.......................................... 6 7.6 DC Characteristics: 12 V.......................................... 7 7.7 AC Characteristics: 24 V.......................................... 7 7.8 AC Characteristics: 12 V.......................................... 7 7.9 Typical Characteristics ............................................. 8 8 Parameter Measurement Information ................ 14 9 Detailed Description ............................................ 14 9.1 Overview ................................................................. 14

9.2 Functional Block Diagram ....................................... 14 9.3 Feature Description................................................. 15 9.4 Device Functional Modes........................................ 20 10 Application and Implementation........................ 21 10.1 Application Information.......................................... 21 10.2 Typical Applications ............................................. 21 11 Power Supply Recommendations ..................... 25 11.1 Power Supply Decoupling, CS ............................. 25 12 Layout................................................................... 25 12.1 Layout Guidelines ................................................. 25 12.2 Layout Example .................................................... 26 13 Device and Documentation Support ................. 27 13.1 Device Support .................................................... 27 13.2 Documentation Support ........................................ 27 13.3 Community Resources.......................................... 27 13.4 Trademarks ........................................................... 27 13.5 Electrostatic Discharge Caution ............................ 27 13.6 Glossary ................................................................ 27 14 Mechanical, Packaging, and Orderable Information ........................................................... 27

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision E (November 2015) to Revision F

Page

? Added Measurement note added to characterization graphs............................................................................................... 10 ? Added New Output Power vs Supply Voltage Characterization graph ................................................................................ 10 ? Added footnote for heatsink and EVM ................................................................................................................................. 14

Changes from Revision D (July 2012) to Revision E

Page

? Added Pin Configuration and Functions section, ESD Ratings table, Feature Description section, Device Functional Modes, Application and Implementation section, Power Supply Recommendations section, Layout section, Device and Documentation Support section, and Mechanical, Packaging, and Orderable Information section .............................. 1

Changes from Revision C (August 2010) to Revision D

Page

? Added < 10 V/ms to VI in the Absolute Maximum Ratings table, added Note 2 .................................................................... 5 ? Changed the PBTL Select section. Added text - "The voltage slew.......series with the terminals." .................................... 19 ? Added a 100k resistor to AVCC Pin 14 and Note 1 to Figure 46 ...................................................................................... 24

Changes from Revision B (July 2010) to Revision C

Page

? Replaced the Dissipations Ratings table with the Thermal Information table ........................................................................ 6

Changes from Revision A (July 2009) to Revision B

Page

? Added slew rate adjustment information .............................................................................................................................. 17 ? Added AVCC to Pin 7 of Figure 46 ...................................................................................................................................... 24

2

Submit Documentation Feedback

Product Folder Links: TPA3110D2

Copyright ? 2009?2017, Texas Instruments Incorporated



TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017

Changes from Original (July 2009) to Revision A

Page

? Changed Changed the Stereo Class-D Amplifier with BTL Output and Single-Ended Input illustration Figure 42 Corrected the pin names. ..................................................................................................................................................... 21

? Changed Changed the Stereo Class-D Amplifier with PBTL Output and Single-Ended Input illustration Figure 46 Corrected the pin names. ..................................................................................................................................................... 24

Copyright ? 2009?2017, Texas Instruments Incorporated

Product Folder Links: TPA3110D2

Submit Documentation Feedback

3

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017

5 Device Comparison Table

DEVICE NUMBER TPA3110D2 TPA3130D1 TPA3118D2 TPA3116D1

SPEAKER CHANNELS

Stereo Stereo Stereo Stereo

SPEAKER AMP TYPE Class D Class D Class D Class D

OUTPUT POWER (W)

15 15 30 50



ADDITIONAL FEATURES Power limiter Power limiter Power limiter

6 Pin Configuration and F unctions

PWP Package 28-Pin HTSSOP With PowerPADTM

Top View

SD

1

FAULT

2

LINP

3

LINN

4

GAIN0

5

GAIN1

6

AVCC

7

AGND

8

GVDD

9

PLIMIT

10

RINN

11

RINP

12

NC

13

PBTL

14

28

PVCCL

27

PVCCL

26

BSPL

25

OUTPL

24

PGND

23

OUTNL

22

BSNL

21

BSNR

20

OUTNR

19

PGND

18

OUTPR

17

BSPR

16

PVCCR

15

PVCCR

Table 1. Pin Functions

PIN

TYPE

NO.

NAME

DESCRIPTION

1

SD

I

Shutdown logic input for audio amp (LOW = outputs Hi-Z, HIGH = outputs enabled). TTL logic levels with compliance to AVCC.

Open drain output used to display short circuit or dc detect fault status. Voltage compliant to AVCC.

2

FAULT

O Short circuit faults can be set to auto-recovery by connecting FAULT pin to SD pin. Otherwise, both

short circuit faults and dc detect faults must be reset by cycling PVCC.

3

LINP

I Positive audio input for left channel. Biased at 3 V.

4

LINN

I Negative audio input for left channel. Biased at 3 V.

5

GAIN0

I Gain select least significant bit. TTL logic levels with compliance to AVCC.

6

GAIN1

I Gain select most significant bit. TTL logic levels with compliance to AVCC.

7

AVCC

P Analog supply

8

AGND

-- Analog signal ground. Connect to the thermal pad.

9

GVDD

O

High-side FET gate drive supply. Nominal voltage is 7V. Also should be used as supply for PLIMIT function.

10

PLIMIT

I

Power limit level adjust. Connect a resistor divider from GVDD to GND to set power limit. Connect directly to GVDD for no power limit.

11

RINN

I Negative audio input for right channel. Biased at 3 V.

12

RINP

I Positive audio input for right channel. Biased at 3 V.

13

NC

-- Not connected

14

PBTL

I Parallel BTL mode switch

4

Submit Documentation Feedback

Product Folder Links: TPA3110D2

Copyright ? 2009?2017, Texas Instruments Incorporated



PIN

NO.

NAME

15

PVCCR

16

PVCCR

17

BSPR

18

OUTPR

19

PGND

20

OUTNR

21

BSNR

22

BSNL

23

OUTNL

24

PGND

25

OUTPL

26

BSPL

27

PVCCL

28

PVCCL

Table 1. Pin Functions (continued)

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017

TYPE

DESCRIPTION

P

Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.

P

Power supply for right channel H-bridge. Right channel and left channel power supply inputs are connect internally.

I Bootstrap I/O for right channel, positive high-side FET.

O Class-D H-bridge positive output for right channel.

-- Power ground for the H-bridges.

O Class-D H-bridge negative output for right channel.

I Bootstrap I/O for right channel, negative high-side FET.

I Bootstrap I/O for left channel, negative high-side FET.

O Class-D H-bridge negative output for left channel.

-- Power ground for the H-bridges.

O Class-D H-bridge positive output for left channel.

I Bootstrap I/O for left channel, positive high-side FET.

P

Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.

P

Power supply for left channel H-bridge. Right channel and left channel power supply inputs are connect internally.

7 Specifications

7.1 Absolute Maximum Ratings

over operating free-air temperature range (unless otherwise noted)(1)

MIN

MAX

UNIT

VCC

Supply voltage

AVCC, PVCC

SD, GAIN0, GAIN1, PBTL, FAULT (2)

VI

Interface pin voltage

PLIMIT

?0.3 V 30 V

V

?0.3 V

VCC + 0.3 V

V

< 10 V/ms

?0.3

GVDD + 0.3

V

RINN, RINP, LINN, LINP

?0.3

6.3

V

Continuous total power dissipation

See Thermal Information

BTL: PVCC > 15 V

4.8

RL

Minimum Load Resistance BTL: PVCC 15 V

3.2

PBTL

3.2

TA

Operating free-air temperature

TJ

Operating junction temperature range(3)

Tstg

Storage temperature

?40

85

?C

?40

150

?C

?65

150

?C

(1) Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under Recommended Operating Conditions. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

(2) The voltage slew rate of these pins must be restricted to no more than 10 V/ms. For higher slew rates, use a 100-k resister in series with the pins.

(3) The TPA3110D2 incorporates an exposed thermal pad on the underside of the chip. This acts as a heatsink, and it must be connected to a thermally dissipating plane for proper power dissipation. Failure to do so may result in the device going into thermal protection shutdown. See TI Technical Briefs SLMA002 for more information about using the TSSOP thermal pad.

Copyright ? 2009?2017, Texas Instruments Incorporated

Product Folder Links: TPA3110D2

Submit Documentation Feedback

5

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017



7.2 ESD Ratings

V(ESD) Electrostatic discharge

Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001(1) Charged-device model (CDM), per JEDEC specification JESD22C101 (2)

VALUE ?2000

?500

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process. (2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

UNIT V

7.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

VCC Supply voltage

VIH High-level input voltage

VIL

Low-level input voltage

VOL Low-level output voltage

IIH

High-level input current

IIL

Low-level input current

TA

Operating free-air temperature

PVCC, AVCC SD, GAIN0, GAIN1, PBTL SD, GAIN0, GAIN1, PBTL FAULT, RPULL-UP= 100 k, VCC= 26 V SD, GAIN0, GAIN1, PBTL, VI = 2 V, VCC = 18 V SD, GAIN0, GAIN1, PBTL, VI = 0.8 V, VCC = 18 V

MIN MAX UNIT

8

26

V

2

V

0.8

V

0.8

V

50 ?A

5 ?A

?40

85 ?C

7.4 Thermal Information

THERMAL METRIC(1)

TPA3110D2 PWP (HTSSOP)

UNIT

28 PINS

RJA RJC(top) RJB JT JB RJC(bot)

Junction-to-ambient thermal resistance Junction-to-case (top) thermal resistance Junction-to-board thermal resistance Junction-to-top characterization parameter Junction-to-board characterization parameter Junction-to-case (bottom) thermal resistance

30.3

?C/W

33.5

?C/W

17.5

?C/W

0.9

?C/W

7.2

?C/W

0.9

?C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report, SPRA953.

7.5 DC Characteristics: 24 V

TA = 25?C, VCC = 24 V, RL = 8 (unless otherwise noted) PARAMETER

TEST CONDITIONS

| VOS |

Class-D output offset voltage (measured differentially)

VI = 0 V, Gain = 36 dB

ICC ICC(SD)

rDS(on)

Quiescent supply current Quiescent supply current in shutdown mode

Drain-source on-state resistance

SD = 2 V, no load, PVCC = 24 V

SD = 0.8 V, no load, PVCC = 24 V

VCC = 12 V, IO = 500 mA, TJ = 25?C

High Side Low side

G

Gain

GAIN1 = 0.8 V GAIN1 = 2 V

GAIN0 = 0.8 V GAIN0 = 2 V GAIN0 = 0.8 V GAIN0 = 2 V

ton tOFF GVDD tDCDET

Turn-on time Turn-off time Gate Drive Supply DC Detect time

SD = 2 V SD = 0.8 V IGVDD = 100 A V(RINN) = 6 V, VRINP = 0 V

MIN TYP MAX UNIT

1.5 15 mV

32 50 mA

250 400 ?A

240 m

240

19

20 21

dB

25

26 27

31

32 33

dB

35

36 37

14

ms

2

s

6.4 6.9 7.4 V

420

ms

6

Submit Documentation Feedback

Product Folder Links: TPA3110D2

Copyright ? 2009?2017, Texas Instruments Incorporated



TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017

7.6 DC Characteristics: 12 V

TA = 25?C, VCC = 12 V, RL = 8 (unless otherwise noted) PARAMETER

TEST CONDITIONS

| VOS |

Class-D output offset voltage (measured differentially)

VI = 0 V, Gain = 36 dB

ICC ICC(SD)

rDS(on)

Quiescent supply current Quiescent supply current in shutdown mode

Drain-source on-state resistance

SD = 2 V, no load, PVCC = 12V

SD = 0.8 V, no load, PVCC = 12V

VCC = 12 V, IO = 500 mA, TJ = 25?C

High Side Low side

G

Gain

GAIN1 = 0.8 V GAIN1 = 2 V

GAIN0 = 0.8 V GAIN0 = 2 V GAIN0 = 0.8 V GAIN0 = 2 V

tON tOFF GVDD

VO

Turn-on time Turn-off time Gate Drive Supply Output Voltage maximum under PLIMIT control

SD = 2 V SD = 0.8 V IGVDD = 2 mA

V(PLIMIT) = 2 V; VI = 1 V rms

MIN TYP MAX UNIT

1.5 15 mV

20 35 mA

200

?A

240 m

240

19

20 21

dB

25

26 27

31

32 33

dB

35

36 37

14

ms

2

s

6.4 6.9 7.4 V

6.75 7.90 8.75 V

7.7 AC Characteristics: 24 V

TA = 25?C, VCC = 24 V, RL = 8 (unless otherwise noted)

PARAMETER

TEST CONDITIONS

KSVR Power Supply ripple rejection

200 mVPP ripple at 1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND

PO

Continuous output power

THD+N Total harmonic distortion + noise

THD+N = 10%, f = 1 kHz, VCC = 16 V VCC = 16 V, f = 1 kHz, PO = 7.5 W (half-power)

Vn

Output integrated noise

20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB

SNR fOSC

Crosstalk

Signal-to-noise ratio

Oscillator frequency Thermal trip point Thermal hysteresis

VO = 1 Vrms, Gain = 20 dB, f = 1 kHz

Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted

MIN TYP MAX UNIT

?70

dB

15

W

0.1%

65

?V

?80

dBV

?100

dB

102

dB

250 310 350 kHz

150

?C

15

?C

7.8 AC Characteristics: 12 V

TA = 25?C, VCC = 12 V, RL = 8 (unless otherwise noted)

PARAMETER

TEST CONDITIONS

KSVR Supply ripple rejection

200 mVPP ripple from 20 Hz?1 kHz, Gain = 20 dB, Inputs ac-coupled to AGND

PO

Continuous output power

THD+N Total harmonic distortion + noise

THD+N = 10%, f = 1 kHz; VCC = 13 V RL = 8 , f = 1 kHz, PO = 5 W (half-power)

Vn

Output integrated noise

20 Hz to 22 kHz, A-weighted filter, Gain = 20 dB

SNR fOSC

Crosstalk

Signal-to-noise ratio

Oscillator frequency Thermal trip point Thermal hysteresis

Po = 1 W, Gain = 20 dB, f = 1 kHz

Maximum output at THD+N < 1%, f = 1 kHz, Gain = 20 dB, A-weighted

MIN TYP MAX UNIT

?70

dB

10

W

0.06%

65

?V

?80

dBV

?100

dB

102

dB

250 310 350 kHz

150

?C

15

?C

Copyright ? 2009?2017, Texas Instruments Incorporated

Product Folder Links: TPA3110D2

Submit Documentation Feedback

7

TPA3110D2

SLOS528F ? JULY 2009 ? REVISED APRIL 2017



7.9 Typical Characteristics

All Measurements taken at 1 kHz, unless otherwise noted. Measurements were made using the TPA3110D2 EVM which is available at .

10 Gain = 20 dB VCC = 12 V ZL = 8 + 66 ?H

1

10 Gain = 20 dB VCC = 18 V ZL = 8+ 66 ?H

1

THD - Total Harmonic Distortion - %

THD - Total Harmonic Distortion - %

0.1 PO = 5 W

0.01

PO = 0.5 W

PO = 2.5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G001

Figure 1. Total Harmonic Distortion vs Frequency (BTL)

10

Gain = 20 dB VCC = 24 V ZL = 8 + 66 ?H

1

0.1 PO = 10 W

0.01

PO = 1 W

PO = 5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G002

Figure 2. Total Harmonic Distortion vs Frequency (BTL)

10

Gain = 20 dB VCC = 12 V ZL = 6 + 47 ?H

1

THD - Total Harmonic Distortion - %

THD - Total Harmonic Distortion - %

THD - Total Harmonic Distortion - %

0.1

PO = 10 W

0.01

PO = 1 W

PO = 5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G003

Figure 3. Total Harmonic Distortion vs Frequency (BTL)

10 Gain = 20 dB VCC = 18 V ZL = 6 + 47 ?H

1

PO = 10 W 0.1

0.01 PO = 1 W

PO = 5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G005

Figure 5. Total Harmonic Distortion vs Frequency (BTL)

THD - Total Harmonic Distortion - %

0.1 PO = 5 W

0.01

PO = 0.5 W

PO = 2.5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G004

Figure 4. Total Harmonic Distortion vs Frequency (BTL)

10

Gain = 20 dB VCC = 12 V ZL = 4 + 33 ?H

1

0.1

PO = 10 W

PO = 1 W 0.01

PO = 5 W

0.001

20

100

1k

10k 20k

f - Frequency - Hz

G006

Figure 6. Total Harmonic Distortion vs Frequency (BTL)

8

Submit Documentation Feedback

Product Folder Links: TPA3110D2

Copyright ? 2009?2017, Texas Instruments Incorporated

 ................
................

In order to avoid copyright disputes, this page is only a partial summary.

Google Online Preview   Download