SystemVerilog Interface Classes More Useful Than You Thought

SystemVerilog Interface Classes – More Useful Than You Thought Stan Sokorac stan.sokorac@arm.com ARM Inc., 5707 Southwest Pkwy, Building 1 Suite 100, Austin, TX 78735 Abstract- Interface classes, not to be confused with similarly named 'interfaces', were introduced in SystemVerilog 2012, but have seen little adoption in the verification community. ................
................