SystemVerilog: Interface Based Design - ResearchGate