Digital Design and Computer Architecture
[Pages:39]Chapter 5 :: Memory and Logic Arrays
Digital Design and Computer Architecture
David Money Harris and Sarah L. Harris
Copyright ? 2007 Elsevier
5-
ROM Storage
Copyright ? 2007 Elsevier
5-
ROM Logic
Copyright ? 2007 Elsevier
Data2 = A1 A0 Data1 = A1 + A0 Data0 = A1A0
5-
Example: Logic with ROMs
? Implement the following logic functions using a 22 ? 3-bit ROM:
? X = AB ? Y = A + B ? Z = AB
Copyright ? 2007 Elsevier
5-
Example: Logic with ROMs
? Implement the following logic functions using a 22 ? 3-bit ROM:
? X = AB ? Y = A + B ? Z = A B
Copyright ? 2007 Elsevier
5-
Logic with Any Memory Array
Data2 = A1 A0
Data1 = A1 + A0
Copyright ? 2007 Elsevier
Data0 = A1A0
5-
Logic with Memory Arrays
? Implement the following logic functions using a 22 ? 3-bit memory array:
? X = AB ? Y = A + B ? Z = A B
Copyright ? 2007 Elsevier
5-
Logic with Memory Arrays
? Called lookup tables (LUTs): look up output at each input combination (address)
Copyright ? 2007 Elsevier
5-
................
................
In order to avoid copyright disputes, this page is only a partial summary.
To fulfill the demand for quickly locating and searching documents.
It is intelligent file search solution for home and business.
Related download
- digital design and computer architecture
- dram university of california san diego
- eecs150 digital design lecture 10 static random access
- list decoding of binary codes
- lecture 16 address decoding texas a m university
- rwr gae random walk regularization for graph auto encoders
- s emiconductor dynamic random access memory
- memory structures docència
- on the list decodability of random linear codes
- memory design edu